1 480 1 VI T



(11) Publication number:

04323834 A

Generated Document.

PATENT ABSTRACTS OF JAPAN

(21) Application number: 03092119

(51) Intl. Cl.: H01L 21/336 H01L 29/784 H01L 21/205

H01L 21/84

(22) Application date: 23.04.91

(43) Date of application 13.11.92 publication:

(30) Priority:

(84) Designated contracting states:

(71) Applicant: SEIKO EPSON CORP

(72) Inventor: OKA HIDEAKI

(74) Representative:

(54) SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF

(57) Abstract:

PURPOSE: To reduce the OFF current of an insulated gate type field effect transistor by a method wherein a fluorine content in a polycrystalline semiconductor layer is controlled to be not higher than 1×1018/cm3.

CONSTITUTION: A polycrystalline semiconductor layer 109 mainly

gate insulating film. The type field effect transistor can be semiconductor layer 109 is so insulating layer 107 which is to be a the OFF current of an insulated gate with different temperatures is performed in a plurality of times annealing treatment for the activation controlled as to be not higher than content in the polycrystalline method with mixed gas composed of polycrystalline semiconductor layer respectively. With this constitution, 1×1018/cm3. It is to be noted that the activated by annealing. A fluorine regions 110. The source/drain regions impurities to form source/drain fluorine ions are implanted as like and hydrogen gas with a ratio of monosilane, disilane, trisilane or the made of silicon is formed on an 1:20-1:200 as reactive gas. Then 109 is formed by a plasma CVD 110 formed by ion implantation are

COPYRIGHT: (C)1992,JPO&Japio